The common task in a VLSI power network design is to provide enough power lines across a chip to reduce voltage drops. This is a main challenge in high-performance chips as these drops create noise, reducing speed and clarity. This book provides detailed information on the power distribution network design in integrated circuit chips.
