1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis
Standard syntax and semantics for VerilogR HDL-based RTL synthesis are described in this standard.
Ссылка удалена правообладателем
----
The book removed at the request of the copyright holder.